
[IEEE 2020 57th ACM/IEEE Design Automation Conference (DAC) - San Francisco, CA, USA (2020.7.20-2020.7.24)] 2020 57th ACM/IEEE Design Automation Conference (DAC) - Closing the Design Loop: Bayesian Optimization Assisted Hierarchical Analog Layout Synthesis
Liu, Mingjie, Zhu, Keren, Tang, Xiyuan, Xu, Biying, Shi, Wei, Sun, Nan, Pan, David Z.Année:
2020
DOI:
10.1109/dac18072.2020.9218621
Fichier:
PDF, 2.99 MB
2020