
[IEEE 2020 IEEE International Solid- State Circuits Conference - (ISSCC) - San Francisco, CA, USA (2020.2.16-2020.2.20)] 2020 IEEE International Solid- State Circuits Conference - (ISSCC) - 7.3 STATICA: A 512-Spin 0.25M-Weight Full-Digital Annealing Processor with a Near-Memory All-Spin-Updates-at-Once Architecture for Combinatorial Optimization with Complete Spin-Spin Interactions
Yamamoto, Kasho, Ando, Kota, Mertig, Normann, Takemoto, Takashi, Yamaoka, Masanao, Teramoto, Hiroshi, Sakai, Akira, Takamaeda-Yamazaki, Shinya, Motomura, MasatoAnnée:
2020
DOI:
10.1109/ISSCC19947.2020.9062965
Fichier:
PDF, 4.18 MB
2020