
A Decomposition Workflow for Integrated Circuit Verification and Validation
Kimura, Adam, Scholl, Jon, Schaffranek, James, Sutter, Matthew, Elliott, Andrew, Strizich, Mike, Via, Glen DavidJournal:
Journal of Hardware and Systems Security
DOI:
10.1007/s41635-019-00086-6
Date:
January, 2020
Fichier:
PDF, 8.12 MB
2020