
[IEEE 2019 Symposium on VLSI Circuits - Kyoto, Japan (2019.6.9-2019.6.14)] 2019 Symposium on VLSI Circuits - A 1.02pJ/b 417Gb/s/mm USR Link in 16nm FinFET
Tajalli, A., Bastani, M., Carnelli, D., Cao, C., Fox, J., Gharibdoust, K., Gorret, D., Gupta, A., Hall, C., Hassanin, A., Hofstra, K., Holden, B., Hormati, A., Keay, J., Mogentale, Y., Paul, G., PerriAnnée:
2019
DOI:
10.23919/VLSIC.2019.8778172
Fichier:
PDF, 223 KB
2019