
[IEEE 2019 International Symposium on Signals, Circuits and Systems (ISSCS) - Iasi, Romania (2019.7.11-2019.7.12)] 2019 International Symposium on Signals, Circuits and Systems (ISSCS) - Clock and data signals synchronization for an FPGA-based ASIC testing setup
Popa, Stefan, Luchian, Mihai, Ivanovici, MihaiAnnée:
2019
Langue:
english
DOI:
10.1109/isscs.2019.8801780
Fichier:
PDF, 789 KB
english, 2019