
Synchronized Interconnected ADPLLs for Distributed Clock Generation in 65 nm CMOS Technology
Galayko, Dimitri, Shan, Chuan, Zianbetov, Eldar, Javidan, Mohammad, Korniienko, Anton, Anceau, Francois, Billoint, Olivier, Colinet, Eric, Blokhina, Elena, Juillard, JeromeAnnée:
2019
Langue:
english
Journal:
IEEE Transactions on Circuits and Systems II: Express Briefs
DOI:
10.1109/TCSII.2019.2932029
Fichier:
PDF, 3.14 MB
english, 2019