
[IEEE 2019 Symposium on VLSI Circuits - Kyoto, Japan (2019.6.9-2019.6.14)] 2019 Symposium on VLSI Circuits - A 128×120 5-Wire 1.96mm 2 40nm/90nm 3D Stacked SPAD Time Resolved Image Sensor SoC for Microendoscopy
Al Abbas, Tarek, Almer, Oscar, Hutchings, Sam W., Erdogan, Ahmet T., Gyongy, Istvan, Neale A. W., Dutton, Henderson, Robert K.Année:
2019
Langue:
english
DOI:
10.23919/VLSIC.2019.8777979
Fichier:
PDF, 317 KB
english, 2019