
[IEEE 2017 International Symposium on Power Electronics (Ee) - Novi Sad (2017.10.19-2017.10.21)] 2017 International Symposium on Power Electronics (Ee) - Analysis of discrete VS-PLL structure used for grid parameters estimation
Lubura, Slobodan, Krstic, Milica Ristovic, Lale, Srdan, Soja, Milomir, Milosavljevic, CedomirAnnée:
2017
Langue:
english
DOI:
10.1109/PEE.2017.8171693
Fichier:
PDF, 523 KB
english, 2017