
A Methodology for Rapid Prototyping Peak-Constrained Least-Squares Bit-Serial Finite Impulse Response Filters in FPGAs
Alex Carreira,Trevor W. Fox…Volume:
2003
Langue:
english
Journal:
EURASIP Journal on Advances in Signal Processing
DOI:
10.1155/S1110865703301015
Date:
December, 2003
Fichier:
PDF, 887 KB
english, 2003