
A 0.33V 2.5μW cross-point data-aware write structure, read-half-select disturb-free sub-threshold SRAM in 130nm CMOS
Jin, Wei, He, Weifeng, Jiang, Jianfei, Huang, Haichao, Zhao, Xuejun, Sun, Yanan, Chen, Xin, Jing, NaifengVolume:
58
Langue:
english
Journal:
Integration, the VLSI Journal
DOI:
10.1016/j.vlsi.2017.02.001
Date:
June, 2017
Fichier:
PDF, 1.59 MB
english, 2017