
SPIE Proceedings [SPIE Microtechnologies for the New Millennium - Maspalomas, Gran Canaria, Spain (Wednesday 2 May 2007)] VLSI Circuits and Systems III - Effects of buffer insertion on the average/peak power ratio in CMOS VLSI digital circuits
Acosta, Antonio J., Mora, José M., Castro, Javier, Parra, Pilar, de Armas Sosa, Valentín, Eshraghian, Kamran, Tobajas, Félix B.Volume:
6590
Année:
2007
Langue:
english
DOI:
10.1117/12.724162
Fichier:
PDF, 162 KB
english, 2007