
[IEEE 2016 IEEE International Solid-State Circuits Conference (ISSCC) - San Francisco, CA, USA (2016.1.31-2016.2.4)] 2016 IEEE International Solid-State Circuits Conference (ISSCC) - 10.5 A digital PLL with feedforward multi-tone spur cancelation loop achieving −73dBc fractional spur and −110dBc Reference Spur in 65nm CMOS
Ho, Cheng-Ru, Chen, Mike Shuo-WeiAnnée:
2016
Langue:
english
DOI:
10.1109/ISSCC.2016.7417971
Fichier:
PDF, 34.04 MB
english, 2016