
[IEEE 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC) - KaoHsiung, Taiwan (2014.11.10-2014.11.12)] 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC) - A 3 MHz-to-1.8 GHz 94 μW-to-9.5 mW 0.0153-mm2 all-digital delay-locked loop in 65-nm CMOS
Cheng, Chun-Yuan, Wang, Jinn-Shyan, Chou, Pei-Yuan, Chen, Shiou-Ching, Sun, Chi-Tien, Chu, Yuan-Hua, Yang, Tzu-YiAnnée:
2014
Langue:
english
DOI:
10.1109/ASSCC.2014.7008935
Fichier:
PDF, 1.48 MB
english, 2014