
[IEEE ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference - Graz, Austria (2015.9.14-2015.9.18)] ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC) - 120V/ns output slew rate enhancement technique and high voltage clamping circuit in high integrated gate driver for power GaN FETs
Yang, Hsiang-An, Chiu, Chao-Chang, Lai, Shin-Chi, Chen, Jui-Lung, Chang, Chih-Wei, Meng, Che-Hao, Chen, Ke-Horng, Wey, Chin-Long, Lin, Ying-Hsi, Lee, Chao-Cheng, Lin, Jian-Ru, Tsai, Tsung-Yen, Luo, HsAnnée:
2015
Langue:
english
DOI:
10.1109/ESSCIRC.2015.7313884
Fichier:
PDF, 781 KB
english, 2015