
[IEEE ISCAS 2003. International Symposium on Circuits and Systems - Bangkok, Thailand (25-28 May 2003)] Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03. - Low-power CMOS PLL for clock generator
Wen-Chi Wu,, Chih-Chien Huang,, Chih-Hsiung Chang,, Nai-Heng Tseng,Volume:
1
Année:
2003
Langue:
english
DOI:
10.1109/ISCAS.2003.1205643
Fichier:
PDF, 286 KB
english, 2003