
A 4.2 mW 50 MS/s 13 bit CMOS SAR ADC With SNR and SFDR Enhancement Techniques
Miki, Takuji, Morie, Takashi, Matsukawa, Kazuo, Bando, Yoji, Okumoto, Takeshi, Obata, Koji, Sakiyama, Shiro, Dosho, ShiroVolume:
50
Langue:
english
Journal:
IEEE Journal of Solid-State Circuits
DOI:
10.1109/jssc.2015.2417803
Date:
June, 2015
Fichier:
PDF, 2.39 MB
english, 2015