
Dual-Phase Tapped-Delay-Line Time-to-Digital Converter With On-the-Fly Calibration Implemented in 40 nm FPGA
Won, Jun Yeon, Kwon, Sun Il, Yoon, Hyun Suk, Ko, Guen Bae, Son, Jeong-Whan, Lee, Jae SungAnnée:
2015
Langue:
english
Journal:
IEEE Transactions on Biomedical Circuits and Systems
DOI:
10.1109/tbcas.2015.2389227
Fichier:
PDF, 2.32 MB
english, 2015