
Circuit level prediction of device performance degradation due to negative bias temperature stress
Rihito Kuroda, Akinobu Teramoto, Kazufumi Watanabe, Michihiko Mifuji, Takahisa Yamaha, Shigetoshi Sugawa, Tadahiro OhmiVolume:
47
Année:
2007
Langue:
english
Pages:
7
DOI:
10.1016/j.microrel.2006.06.013
Fichier:
PDF, 382 KB
english, 2007