
[IEEE 2004 IEEE International Solid-State Circuits Conference - San Francisco, CA, USA (15-19 Feb. 2004)] 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519) - A 1.4 Gb/s DLL using 2nd order charge-pump scheme with low phase/duty error for high-speed DRAM application
Kyu-hyoun Kim,, Jung-Bae Lee,, Woo-Jin Lee,, Byung-Hoon Jeong,, Geun-Hee Cho,, Jong-Soo Lee,, Gyung-Su Byun,, Changhyun Kim,, Young-Hyun Jun,, Soo-In Cho,Année:
2004
Langue:
english
DOI:
10.1109/isscc.2004.1332669
Fichier:
PDF, 616 KB
english, 2004