
[IEEE 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings - Shanghai, China (2006.10.23-2006.10.26)] 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings - Simplified AES Algorithm Resistant to Zero-Value Power Analysis and its VLSI Implementation
Zhao, Jia, Zeng, Xiaoyang, Han, Jun, Chen, JunAnnée:
2006
Langue:
english
DOI:
10.1109/icsict.2006.306534
Fichier:
PDF, 105 KB
english, 2006