
[IEEE 2007 IEEE North-East Workshop on Circuits and Systems (NEWCAS 2007) - Montreal, QC, Canada (2007.08.5-2007.08.8)] 2007 IEEE Northeast Workshop on Circuits and Systems - A systolic array for sequence comparison based on two-logic-levels processing element
Hireche, Nasreddine, Pierre Langlois, J.M., Nicolescu, GabrielaAnnée:
2007
Langue:
english
DOI:
10.1109/newcas.2007.4487953
Fichier:
PDF, 214 KB
english, 2007