
[IEEE 2014 IEEE Symposium on VLSI Circuits - Honolulu, HI, USA (2014.6.10-2014.6.13)] 2014 Symposium on VLSI Circuits Digest of Technical Papers - A 36 Gbps 16.9 mW/Gbps transceiver in 20-nm CMOS with 1-tap DFE and quarter-rate clock distribution
Hashida, Takushi, Tomita, Yasumoto, Ogata, Yuki, Suzuki, Kosuke, Suzuki, Shigeto, Nakao, Takanori, Terao, Yuji, Honda, Satofumi, Sakabayashi, Sota, Nishiyama, Ryuichi, Konmoto, Akihiko, Ozeki, YoshitoAnnée:
2014
Langue:
english
DOI:
10.1109/vlsic.2014.6858359
Fichier:
PDF, 738 KB
english, 2014