
[IEEE 2011 11th Annual Non-Volatile Memory Technology Symposium (NVMTS) - Shanghai, China (2011.11.7-2011.11.9)] 2011 11th Annual Non-Volatile Memory Technology Symposium Proceeding - Modeling intrinsic and extrinsic asymmetry of 3D cylindrical gate/gate-all-around FETs for circuit simulations
Venugopalan, S., Chauhan, Y. S., Lu, D. D., Karim, M. A., Niknejad, Ali M., Hu, ChenmingAnnée:
2011
Langue:
english
DOI:
10.1109/nvmts.2011.6137100
Fichier:
PDF, 853 KB
english, 2011