
An 8-bit 0.35-V 5.04-fJ/Conversion-Step SAR ADC With Background Self-Calibration of Comparator Offset
Rabuske, Taimur, Rabuske, Fabio, Fernandes, Jorge, Rodrigues, CesarVolume:
23
Langue:
english
Journal:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
DOI:
10.1109/TVLSI.2014.2337236
Date:
July, 2015
Fichier:
PDF, 3.23 MB
english, 2015