
[IEEE 2014 IEEE International Solid- State Circuits Conference (ISSCC) - San Francisco, CA, USA (2014.02.9-2014.02.13)] 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) - 21.4 A 42mW 230fs-jitter sub-sampling 60GHz PLL in 40nm CMOS
Szortyka, Viki, Shi, Qixian, Raczkowski, Kuba, Parvais, Bertrand, Kuijk, Maarten, Wambacq, PietAnnée:
2014
Langue:
english
DOI:
10.1109/ISSCC.2014.6757472
Fichier:
PDF, 816 KB
english, 2014