On-Chip Memory Hierarchy in One Coarse-Grained Reconfigurable Architecture to Compress Memory Space and to Reduce Reconfiguration Time and Data-Reference Time
Yansheng Wang,, Leibo Liu,, Shouyi Yin,, Min Zhu,, Peng Cao,, Jun Yang,, Shaojun Wei,Volume:
22
Langue:
english
Journal:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
DOI:
10.1109/TVLSI.2013.2263155
Date:
May, 2014
Fichier:
PDF, 1.53 MB
english, 2014
File converter
Plus de résultats de recherche
More benefits 
