Electronics and Communications in Japan (Part III: Fundamental Electronic Science))
2001 Vol. 84; Iss. 5

High-performance VLSI architecture of multiplierless LMS adaptive filters using distributed arithmetic
Yoshitaka Tsunekawa, Kyo Takahashi, Shinji Toyoda, Mamoru MiuraVolume:
84
Année:
2001
Langue:
english
Pages:
12
DOI:
10.1002/1520-6440(200105)84:53.0.co;2-5
Fichier:
PDF, 261 KB
english, 2001