
[IEEE 2012 IEEE Symposium on VLSI Technology - Honolulu, HI, USA (2012.06.12-2012.06.14)] 2012 Symposium on VLSI Technology (VLSIT) - Spintronics primitive gate with high error correction efficiency 6(Perror)2 for logic-in memory architecture
Tsuji, Y., Nebashi, R., Sakimura, N., Morioka, A., Honjo, H., Tokutome, K., Miura, S., Suzuki, T., Fukami, S., Kinoshita, K., Hanyu, T., Endoh, T., Kasai, N., Ohno, H., Sugibayashi, T.Année:
2012
Langue:
english
DOI:
10.1109/vlsit.2012.6242462
Fichier:
PDF, 1.76 MB
english, 2012