
Implementation of a fourth-generation 1.8-GHz dual-core SPARC V9 microprocessor
Hart, J.M., Lee, K.T., Chen, D., Lik Cheng, Chou, C., Anand Dixit, Greenley, D., Gruber, G., Ho, K., Hsu, J., Malur, N.G., Wu, J.Volume:
41
Année:
2006
Langue:
english
DOI:
10.1109/jssc.2005.859895
Fichier:
PDF, 1.16 MB
english, 2006