
Hierarchical Benchmark Circuit Generation for FPGA Architecture Evaluation
Mark, Cindy, Chin, Scott Y. L., Shannon, Lesley, Wilton, Steven J. E.Volume:
11
Langue:
english
Pages:
25
Journal:
ACM Transactions on Embedded Computing Systems
DOI:
10.1145/2331147.2331152
Date:
August, 2012
Fichier:
PDF, 599 KB
english, 2012