
[IEEE Distributed Processing (IPDPS) - Rome, Italy (2009.05.23-2009.05.29)] 2009 IEEE International Symposium on Parallel & Distributed Processing - Impact of run-time reconfiguration on design and speed - A case study based on a grid of run-time reconfigurable modules inside a FPGA
Strunk, Jochen, Volkmer, Toni, Stephan, Klaus, Rehm, Wolfgang, Schick, HeikoAnnée:
2009
Langue:
english
Pages:
8
DOI:
10.1109/ipdps.2009.5161221
Fichier:
PDF, 336 KB
english, 2009