
High-speed sense circuit techniques for a 1-mbit BiCMOS cache SRAM
Akihiko Emori, Kunihiko Suzuki, Seigoh Yukutake, Sadayuki Ookuma, Kinya Mitumoto, Takashi Akioka, Masahiro Iwamura, Noboru AkiyamaVolume:
81
Année:
1998
Langue:
english
Pages:
9
DOI:
10.1002/(sici)1520-6432(199808)81:83.0.co;2-0
Fichier:
PDF, 152 KB
english, 1998